




CONTENTS

- University of Twente
- Electrical Engineering
- IC-Design group

- Some examples of circuit innovation
 - Intro
 - How to improve SAR ADC performance
 - Class-E RF power amplifiers
 - Wrap up

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 2



ELECTRICAL ENGINEERING: WHERE BITS MEET NATURE

- (Education:)
 Program director
 Electrical Engineering
- (Research:)
 Associate professor
 IC-Design group

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 10

CONTENTS


- University of Twente
- Electrical Engineering
- IC-Design group

- Some examples of circuit innovation
 - Intro
 - **How to improve SAR ADC performance**
 - Class-E RF power amplifiers
 - Wrap up

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 14


SUCCESSIVE APPROXIMATION REGISTER ADC: OPERATION PRINCIPLE

- Track & hold
- DAC
- comparator
- binary search



SUCCESSIVE APPROXIMATION REGISTER ADC: OPERATION PRINCIPLE


- T&H switch
- Track & hold
- DAC
- comparator
- binary search



Combines:
 • Charge redistribution DAC
 • Sample capacitance


SUCCESSIVE APPROXIMATION REGISTER ADC: OPERATION PRINCIPLE

- T&H switch
- Track & hold
- DAC
- comparator
- binary search




SUCCESSIVE APPROXIMATION REGISTER ADC: OPERATION PRINCIPLE

- T&H switch
- Track & hold
- DAC
- comparator
- binary search




SUCCESSIVE APPROXIMATION REGISTER ADC: METRICS



$$\text{Dynamic Range (DR)} = \frac{\text{max signal power}}{\text{noise power}}$$

- Noise power = thermal noise
- Noise power = quantization-noise (#bits)



FUNDAMENTAL LIMITATIONS -1

From statistical physics:

$$E_{thermal} = \frac{1}{2} kT$$

Energy in a capacitor:



$$E_{stored} = \frac{1}{2} C v^2$$

Thermal noise on a capacitor ($E_{thermal} = E_{stored}$):

$$\bar{v}_n = \sqrt{\frac{kT}{C}}$$

Lower noise ↔ larger capacitance



SUCCESSIVE APPROXIMATION REGISTER ADC: METRICS



Dynamic Range

- $DR = \frac{\text{max signal power}}{\text{noise power}} = \frac{1/2 \cdot V_{PK}^2}{kT/c} = \frac{C \cdot V_{PK}^2}{8kT}$ (thermal noise limited)
- More DR: higher $V_{PK} = V_{DD}$
- More DR: higher valued C
- More DR: lower T

SUCCESSIVE APPROXIMATION REGISTER ADC: METRICS



Dynamic Range

- $DR = \frac{C \cdot V_{PK}^2}{8kT}$ (thermal noise limited)
- More DR: higher $V_{PK} = V_{DD}$ ← Modern CMOS... Power !!
- More DR: higher valued C ← Power !!
- More DR: lower T ← Coolers

FUNDAMENTAL LIMIT(ACTION)S -2

Energy stored in a capacitor:

▪ $E_{\text{stored}} = \frac{1}{2} C v^2$

From electrical relativity:

Energy required to charge (resistively):

▪ $E_{\text{dissipate}} = \frac{1}{2} C v^2$

Repetively (e.g. sine in, switching)

▪ $P_{\text{charge}} = f_{\text{signal}} \cdot C \cdot v^2$

SUCCESSIVE APPROXIMATION REGISTER ADC: HOW TO IMPROVE THE FOM




Figure of merit:

- $FoM_W = \frac{E_{ADC}}{2 \cdot ENOB}$
- use different f_{signal} for E_{ADC} and ENOB
- energy scavenge on v_{in}
- energy scavenge on CLK
- Really make it better...

SUCCESSIVE APPROXIMATION REGISTER ADC: HOW TO IMPROVE THEM






Figure of merit:

- $FoM_W = \frac{E_{ADC}}{2 \cdot ENOB}$
- Really make it better...

SUCCESSIVE APPROXIMATION REGISTER ADC: HOW TO IMPROVE THEM



SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 1




- Comparator:
- Time discrete operation
 - "low noise"
 - Low energy (time discrete!)

→ Charge (energy) biased Clocked operation

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 1

- Comparator:
- Charge (energy) biased Clocked operation




ventional (linkel, not crowbar)

Hosticka - 1980

Our version design

Benchmarking with SOTA

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2



- Charging capacitors:
- Requires energy
 - Wastes energy, when done resistively from V_{start} to V_{end}

So: we're doing something else

FUNDAMENTAL LIMIT $\epsilon_{min} \approx 2$

Energy stored in a capacitor:

- $1 - \epsilon_{min} = 1 - \epsilon$


From electrical reliability:

Energy required to charge (resistively):


- $1 - \epsilon_{min} = 1 - \epsilon$

Same as E_{stored}

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2




SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2



$E = 3 \cdot \frac{1}{2} \cdot C \cdot \left(\frac{V_{DD}}{3}\right)^2$

3x energy reduction!

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2



$E = 3 \cdot \frac{1}{2} \cdot C \cdot \left(\frac{V_{DD}}{3}\right)^2$

3x energy reduction!

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2

$N \times$ energy reduction!

yields $E = 0$

UNIVERSITY OF TWENTE. 16/9/18 47

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2

$E = \frac{1}{2} CV_{DD}^2$

UNIVERSITY OF TWENTE. 16/9/18 48

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 2

3x energy reduction!

$E = 3 \cdot C \cdot \Delta V^2 = 3 \cdot C \cdot \left(\frac{V_{DD}}{3}\right)^2$

UNIVERSITY OF TWENTE. 16/9/18 49

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM

Reduced by 3

1: Comparator energy

Big in FoM_w

Big not in FoM_w

3: Capacitor charge energy

2: Capacitor charge energy

Reduced by 3

UNIVERSITY OF TWENTE. 16/9/18 50

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 3

Big not in FoM_w

1: Comparator energy

Big in FoM_w

Usually small (buffered)

3: Capacitor charge energy

2: Capacitor charge energy

UNIVERSITY OF TWENTE. 16/9/18 51

SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 3

$P_{ADC} = 0.2 \mu W$


However, $P_{fundamental} = C_S \cdot V_{PK}^2 \cdot f_s$

Not included in FoM_w


Estimated: $\sim 30 \times P_{ADC}$

UNIVERSITY OF TWENTE. 16/9/18 53


SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 3




SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 3




SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 3




SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM - 3




SUCCESSIVE APPROXIMATION REGISTER ADC:
HOW TO IMPROVE THEM




SUCCESSIVE APPROXIMATION REGISTER ADC:
MEASUREMENTS



SUCCESSIVE APPROXIMATION REGISTER ADC: MEASUREMENTS




SUCCESSIVE APPROXIMATION REGISTER ADC: MEASUREMENTS




- Input Current Measurement
 - Peak input current reduced > **factor 2.4**

SUCCESSIVE APPROXIMATION REGISTER ADC: MEASUREMENTS

- FFT (Range Pre-Selection Sampling)



SUCCESSIVE APPROXIMATION REGISTER ADC: MEASUREMENTS



- SNDR/SFDR v/s f_{IN}
 - Reduced voltage swing across S/H switches: better SFDR

SUCCESSIVE APPROXIMATION REGISTER ADC: MEASUREMENTS

| Architecture | This Work | | | | | |
|--|--------------|-------------|----------|----------|---------|--------|
| | SAR with MES | SAR with CS | [1] | [2] | [3] | [4] |
| Technology | 65nm | 65nm | 40nm | 40nm | 65nm | 90nm |
| Resolution (bits) | 10 | 10 | 11 | 10 | 10 | 10 |
| Supply [V] | 1 | 1 | 0.3 | 0.45 | 0.6 | 0.7 |
| Maximum Sampling Rate | 1 MS/s | 1 MS/s | 600 kS/s | 200 kS/s | 40 kS/s | 4 MS/s |
| Ideal Input Swing, V _{IN} [V] | 2 | 2 | 1.2 | 0.9 | 1.2 | 1.4 |
| ADC Energy, E _{ADC} (m pJ) | 3.2 | 3.2 | 0.312 | 0.42 | 1.8 | 3 |
| ENOB (bits) | 9.07 | 9.17 | 9.46 | 8.75 | 9.4 | 9.05 |
| FoM ₁ (dB) | 5.9 | 5.5 | 0.44 | 0.85 | 2.2 | 5.2 |
| FoM ₂ (dB) | 13.8 | 21 | 27.2 | 26 | 33.2 | 125 |

[1] S. E. Hsieh et al., "A 0.44fJ/conversion-step 11b 600kS/s SAR ADC with Binary-Weighted DACs," *ICSS Symposium*, 2016.
 [2] Hung-Yen Tan et al., "A 0.32fJ/conversion-step 10b 200kS/s sub-ranging SAR ADC in 40nm CMOS," *ISSCC*, 2016.
 [3] J. Hoque et al., "A 2.2fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction," *ISSCC*, 2013.
 [4] C. Y. Lin et al., "A 2.4-fJ/conversion-step 10b 0.6-to-40kS/s SAR ADC with charge-averaging switching DAC in 90nm CMOS," *ISSCC*, 2013.

CONTENTS


- University of Twente
 - Electrical Engineering
 - IC-Design group
- Some examples of circuit innovation
 - Intro
 - How to improve SAR ADC performance
 - Class-E RF power amplifiers
 - Wrap up

CLASS-E RF POWER AMPLIFIERS


- Some metrics
 - RF power
 - Efficiency
 - Robustness
 - Modulation
- Higher efficiency
 - Class A
 - Class E
 - Outphasing class E
- Self-healing

CLASS-E RF POWER AMPLIFIERS' METRICS

- Class A-B-C




CLASS-E RF POWER AMPLIFIERS' METRICS



Drain Efficiency:



$$DE = \frac{P_{load}}{P_{VDD}}$$




High DE
Low PUF

DE drops quickly

CLASS-E RF POWER AMPLIFIERS' LOAD EFFECTS



CLASS-E RF POWER AMPLIFIERS' LOAD EFFECTS



CLASS-E RF POWER AMPLIFIERS

- Some metrics
 - RF power
 - Efficiency
 - Robustness
 - Modulation
- Higher efficiency
 - Class A
 - Class E
 - Outphasing class E
- Self-healing

CLASS-E RF POWER AMPLIFIERS

CLASS-E RF POWER AMPLIFIERS' METRICS

Switched mode PA

- Class E (here)
- Modulation:
 - On-off keying
 - Phase keying

Class A

- "Linear" modulation (amplitude and phase)
- "low" efficiency: overlap $V > 0$ and $I > 0$

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 82

CLASS-E RF POWER AMPLIFIERS

Ideal class E PA:

- Zero Voltage Switching
- Zero Slope Switching

$$\begin{cases} v_c \left(\frac{2\pi}{\omega} \right) = 0 \\ \frac{dv_c}{dt} \left(\frac{2\pi}{\omega} \right) = 0 \end{cases}$$

- Only {L, C, switch} in the PA

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 83

CLASS-E RF POWER AMPLIFIERS

Tuned to do
ZVS + ZSS

"sees" Z_A

Tuned to
 $f_{transmit}$

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 85

CLASS-E RF POWER AMPLIFIERS

Different load impedance Z_A :

- NON- Zero Voltage Switching
- NON-Zero Slope Switching

$$\begin{cases} v_c \left(\frac{2\pi}{\omega_0} \right) = \alpha V_{DD} \\ \frac{dv_c}{dt} \left(\frac{2\pi}{\omega_0} \right) = \beta \omega_0 V_{DD} \end{cases}$$

- Dependent on duty-cycle ($d/2$), relative resonance frequency, R_{on}

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 87

CLASS-E RF POWER AMPLIFIERS

CLASS-E RF POWER AMPLIFIERS

Different load impedance Z_A :

- NON- Zero Voltage Switching
- NON-Zero Slope Switching

$$\begin{cases} v_c \left(\frac{2\pi}{\omega_0} \right) = \alpha V_{DD} \\ \frac{dv_c}{dt} \left(\frac{2\pi}{\omega_0} \right) = \beta \omega_0 V_{DD} \end{cases}$$

- Dependent on duty-cycle ($d/2$), relative resonance frequency, R_{on}

ZVS and ZSS:
100% DE

Non-ZVS
Non ZSS:
So what???

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 88

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 90

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

Lossy switch ($m=0.05$)

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 91

CLASS-E RF POWER AMPLIFIERS

CLASS-E RF POWER AMPLIFIERS

Different load impedance Z_L :

- NON- Zero Voltage Switching
- NON- Zero Slope Switching

Dependent on duty cycle (d), relative resonance frequency, R_{sw} (empirical or losses)

ZVS and ZSS: 100% DE

Non-ZVS Non-ZSS: So what???

Impact on DE and P_{out}

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 92

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH $\rightarrow P_{OUT}$

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

— Theory ($Q_L = \text{Inf.}$)
 - - - - Simulation ($Q_L = 6$)

12dB Ideal switch ($m=0$) 2.4dB Lossy switch ($m=0.05$)

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 94

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH $\rightarrow DE$

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

— Theory ($Q_L = \text{Inf.}$)
 - - - - Simulation ($Q_L = 6$)

40% Ideal switch ($m=0$) 30% Lossy switch ($m=0.05$)

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 96

CLASS-E RF POWER AMPLIFIERS

CLASS-E RF POWER AMPLIFIERS

Different load impedance Z_L :

- NON- Zero Voltage Switching
- NON- Zero Slope Switching

Dependent on duty cycle (d), relative resonance frequency, R_{sw} (empirical or losses)

ZVS and ZSS: 100% DE

Non-ZVS Non-ZSS: So what???

Impact on reliability

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 97

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH \rightarrow RELIABILITY

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

V_C / V_{DD}

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 98

Over voltage: Rapid death

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH → RELIABILITY

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

Under voltage: Rapid death

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 99

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH → RELIABILITY

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)

Switch current: Slow death

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 100

CLASS-E RF POWER AMPLIFIERS: LOAD MISMATCH → SOA

- Nominal at ZVS and ZSS ($q=1.412$, $d=1$: max power)
- $V_{cmax} < V_{cmax,n}$
- $I_{smax} < I_{smax,n}$

10% safety margin

0% safety margin

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 101

CLASS-E RF POWER AMPLIFIER

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 102

CLASS-E RF POWER AMPLIFIERS

- $f=1.4$ GHz, $V_{DD}=1.15$ V
- Results: nominal Load
- Pout
 - Measured: 64mW
 - Simulated: 62mW
- Efficiency
 - Measured: 71%
 - Simulated: 70%

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 103

CLASS-E RF POWER AMPLIFIERS

- Load pull results:
- At nominal Load:
 - Pout
 - Measured: 64mW
 - Simulated: 62mW
 - Efficiency
 - Measured: 71%
 - Simulated: 70%

UNIVERSITY OF TWENTE. Anne-Johan Annema – Salland Engineering 9/16/2018 104

CLASS-E RF POWER AMPLIFIERS

CLASS-E RF POWER AMPLIFIERS

Class A
• "Linear" modulation (amplitude and phase)
• "low" efficiency: overlap $V > 0$ and $I > 0$

Switched mode PA
• Class E (here)

Modulation:
• On-off keying
• Phase keying

- Theory: up to 100% DE
- Theory+: lower DE
- Measured: ~70% DE

- Reliability issues SOA:

- On-Off Keying
- Phase Keying

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 105

CLASS-E RF POWER AMPLIFIERS: SOA SOLUTIONS

(a)

$Z = R + jX$

Resonance frequency ($q \cdot f_0$)

Duty cycle ($d/2$)

10% safety margin

0% safety margin

q

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 108

CLASS-E RF POWER AMPLIFIERS

CLASS-E RF POWER AMPLIFIERS

Class A
• "Linear" modulation (amplitude and phase)
• "low" efficiency: overlap $V > 0$ and $I > 0$

Switched mode PA
• Class E (here)

Modulation:
• On-off keying
• Phase keying

- Theory: up to 100% DE
- Theory+: lower DE
- Measured: ~70% DE

- Reliability issues SOA:

- On-Off Keying
- Phase Keying

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 109

CLASS-E RF POWER AMPLIFIERS: OUTPHASING

Linear amplification by nonlinear component (LINC) [1]

- Amplitude information \rightarrow phase information
- Amplification by efficient nonlinear PA
- Phase information \rightarrow Amplitude information: Power combiner

de Vreede, L.C.N.; Anas, M.; Calvillo-Cortes, D.A.; van der Heijden, M.P.; Wessou, R.; de Langen, M.; Qureshi, J. "Outphasing transmitters, enabling digital-like amplifier operation with high efficiency and spectral purity." *Communications Magazine, IEEE*, vol.53, no.4, pp.210-225, April 2015.

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 110

CLASS-E RF POWER AMPLIFIERS: OUTPHASING

$Z_1 \& Z_2 = R(A\theta_0)$

Efficiency

Output power backoff

Reference Impedance Z

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 111

CLASS-E RF POWER AMPLIFIERS: OUTPHASING

From PA₁ Z_1

From PA₂ Z_2

Combiner Z_c

To 50 Ω

Input driving signal

Filter @ ω_0

PA₂

Combiner

To 50 Ω




Chireix Comp.

Filter @ ω_0

PA₁

Input driving signal

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 113



CONTENTS

- University of Twente
- Electrical Engineering
- IC-Design group
- Some examples of circuit innovation
 - Intro
 - How to improve SAR ADC performance
 - Class-E RF power amplifiers
- Wrap up

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 117

WRAP UP

Only small part of:

- What we do at the University of Twente
- At Electrical Engineering
 - At my specific research field in EE...
 - Ultra low power SAR ADCs
 - Efficient & Robust RF PAs

References
 Optical stuff in CMOS
 High speed DAC
 Fundamentals of and

Pushing the state-of-the-art Electrical Engineering in

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 118

CONTRIBUTIONS FROM

- Harijot Singh Bindra (PhD student)
- Ali Ghahremani (PhD student)
- Maikel Huiskamp (PhD student)
- Lorenzo Firrao (PhD student)
- Klaas de Haan (BSc student)
- Jeroen Ponte (BSc student)
- ...

UNIVERSITY OF TWENTE. Anne-Johan Annema - Salland Engineering 9/16/2018 119